port.h

Go to the documentation of this file.

// MIT License
//
// Copyright (c) 2026 Christian Spoo
//
// Permission is hereby granted, free of charge, to any person obtaining a copy
// of this software and associated documentation files (the "Software"), to deal
// in the Software without restriction, including without limitation the rights
// to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
// copies of the Software, and to permit persons to whom the Software is
// furnished to do so, subject to the following conditions:
//
// The above copyright notice and this permission notice shall be included in all
// copies or substantial portions of the Software.
//
// THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
// IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
// FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
// AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
// LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
// OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
// SOFTWARE.
 
#ifndef _MINIOS_ARCH_X86_64_PORT_H_
#define _MINIOS_ARCH_X86_64_PORT_H_
 
#include <miniOS/types.h>
 
static inline void outb(int port, uint8_t data) {
    __asm__ volatile("outb %0, %w1" : : "a"(data), "d"(port));
}
 
static inline uint8_t inb(int port) {
    uint8_t data;
    __asm__ volatile("inb %w1, %0" : "=a" (data) : "d" (port));
    return data;
}
 
static inline void outw(int port, uint16_t data) {
    __asm__ volatile("outw %0, %w1" : : "a" (data), "d" (port));
}
 
static inline uint16_t inw(int port) {
    uint16_t data;
    __asm__ volatile("inw %w1, %0" : "=a" (data) : "d" (port));
    return data;
}
 
static inline void outl(int port, uint32_t data) {
    __asm__ volatile("outl %0, %w1" : : "a"(data), "d"(port) : "memory");
}
 
static inline uint32_t inl(int port) {
    uint32_t data;
    __asm__ volatile("inl %w1, %0" : "=a"(data) : "d"(port) : "memory");
    return data;
}
 
/* ------------------------------------------------------------------ */
/*  PCI configuration space I/O ports                                  */
/* ------------------------------------------------------------------ */
#define PCI_CONFIG_ADDR_PORT   0xCF8  /* PCI config address register port */
#define PCI_CONFIG_DATA_PORT   0xCFC  /* PCI config data register port    */
 
#endif